Qubits can be made out of a variety of experimental platforms, fig.1 . Small processors have already been demonstrated in trapped ions and superconductors but in both cases, the constraints for coherent manipulation and the effective large size of the qubits including all quantum functionalities are hardly compatible with very large-scale architecture. When it comes to the crucial issue of large-scale integration, Si spin qubits are well positioned due to their long coherence times and compatibility with semiconductor fabrication techniques. Indeed, dephasing times of the order of 1s have been achieved in Si-based spin qubits and single-qubit gate fidelities are high enough for scalable, fault-tolerant quantum computing. Si spin qubits achievements Silicon spin qubits have a very recent development history. The first single qubits relying on confined electron spins in silicon were reported in 2012 [Pla12]. Since then, their development in terms of gate realization has been comparatively fast [Vel15, Cor18, Wat18], also thanks to the introduction of isotopically purified 28 Si, leading to a large enhancement of spin coherence. Following different approaches ( fig. 2 ), multiple research groups have realized single-and two-qubit quantum gates with already high and yet improving fidelities. Very recently, single-gate fidelities >99.9% [Yon18] and two-qubit gates with fidelities exceeding 90 % were reported together with the implementation of quantum algorithms on a two-qubit processor [Wat18] and qubit functionality in transistor-like device fabricated in a 300mm CMOS platform has been demonstrated, fig. 3 [Mau17]. Towards large scale integration Looking towards fabricating millions of identical qubits raises the question of the variability and the control of those millions of qubits in a cryogenic environment. First, the variability of the qudots (electronic structure) still needs to be quantified and understood. They can be defined either by depletion gates like in 2D electron gas (2DEG in Si/SiGe heterostructures) with a high quality of the confinement interface and a high degree of tunability or by accumulation gates like in CMOS structures in more compact structures. The trade-off between charge noise, required feature size and reproducibility depends on material properties such as oxide and interface quality, threading dislocation densities and layout accuracy, fig. 4… Then in terms of qubits properties, the different options to drive the rotation (microstrip line, micromagnets or electric field using the mediation via spin orbit coupling) and the type of qubits will have an impact on the gate fidelities and their sensitivity to noise sources. Eventually the quantification of the above-mentioned figure of merits will define the quantum core architecture: either tiles of dense qubit arrays coherently connected by long-range coherent links [Ber15] or very large 2D grids hosting up to the millions of qubits required, fig. 5 . A key asset for the control of Si spin qubits is that the technology allows for seamlessly co-integrating them with the classical electronics aimed at controlling and measuring them. The challenge towards large-scale integration comes down to the ability of individually controlling single spin qubits in large arrays, together with controlling the nearestneighbor interaction. To ensure individual qubit control, in an array of N qubits, some architectures demand N of more gates. By resorting to a line/column addressing architecture and a definition of the dots through the potential applied to their surrounding tunnel barriers, the number of gates can be scaled down proportionally to sqrt(N). To design the classical interface, various analogue and digital functions have already been demonstrated in both bulk and FDSOI [Boh17] technologies. The accurate partitioning between low and room temperature electronics still needs to be optimized and will enable the optimization of protocols for tuning and controlling the quantum dots, for in situ tuning of the tunnel coupling, and for controlling the spin resonance frequency of the qubit. As a conclusion, Si spin qubits are demonstrated at the single and two-qubit scale and very promising in terms of scalability. The quantification of their performance is on going and depends on simultaneous optimizations, fig. 6 .
Introduction
Qubits can be made out of a variety of experimental platforms, fig.1 . Small processors have already been demonstrated in trapped ions and superconductors but in both cases, the constraints for coherent manipulation and the effective large size of the qubits including all quantum functionalities are hardly compatible with very large-scale architecture. When it comes to the crucial issue of large-scale integration, Si spin qubits are well positioned due to their long coherence times and compatibility with semiconductor fabrication techniques. Indeed, dephasing times of the order of 1s have been achieved in Si-based spin qubits and single-qubit gate fidelities are high enough for scalable, fault-tolerant quantum computing. Si spin qubits achievements Silicon spin qubits have a very recent development history. The first single qubits relying on confined electron spins in silicon were reported in 2012 [Pla12] . Since then, their development in terms of gate realization has been comparatively fast [Vel15, Cor18, Wat18] , also thanks to the introduction of isotopically purified 28 Si, leading to a large enhancement of spin coherence. Following different approaches ( fig. 2 ), multiple research groups have realized single-and two-qubit quantum gates with already high and yet improving fidelities. Very recently, single-gate fidelities >99.9% [Yon18] and two-qubit gates with fidelities exceeding 90 % were reported together with the implementation of quantum algorithms on a two-qubit processor [Wat18] and qubit functionality in transistor-like device fabricated in a 300mm CMOS platform has been demonstrated, fig. 3 [Mau17]. Towards large scale integration Looking towards fabricating millions of identical qubits raises the question of the variability and the control of those millions of qubits in a cryogenic environment. First, the variability of the qudots (electronic structure) still needs to be quantified and understood. They can be defined either by depletion gates like in 2D electron gas (2DEG in Si/SiGe heterostructures) with a high quality of the confinement interface and a high degree of tunability or by accumulation gates like in CMOS structures in more compact structures. The trade-off between charge noise, required feature size and reproducibility depends on material properties such as oxide and interface quality, threading dislocation densities and layout accuracy, fig. 4… Then in terms of qubits properties, the different options to drive the rotation (microstrip line, micromagnets or electric field using the mediation via spin orbit coupling) and the type of qubits will have an impact on the gate fidelities and their sensitivity to noise sources. Eventually the quantification of the above-mentioned figure of merits will define the quantum core architecture: either tiles of dense qubit arrays coherently connected by long-range coherent links [Ber15] or very large 2D grids hosting up to the millions of qubits required, fig. 5 . A key asset for the control of Si spin qubits is that the technology allows for seamlessly co-integrating them with the classical electronics aimed at controlling and measuring them. The challenge towards large-scale integration comes down to the ability of individually controlling single spin qubits in large arrays, together with controlling the nearestneighbor interaction. To ensure individual qubit control, in an array of N qubits, some architectures demand N of more gates. By resorting to a line/column addressing architecture and a definition of the dots through the potential applied to their surrounding tunnel barriers, the number of gates can be scaled down proportionally to sqrt(N). To design the classical interface, various analogue and digital functions have already been demonstrated in both bulk and FDSOI [Boh17] technologies. The accurate partitioning between low and room temperature electronics still needs to be optimized and will enable the optimization of protocols for tuning and controlling the quantum dots, for in situ tuning of the tunnel coupling, and for controlling the spin resonance frequency of the qubit. As a conclusion, Si spin qubits are demonstrated at the single and two-qubit scale and very promising in terms of scalability. The quantification of their performance is on going and depends on simultaneous optimizations, fig. 6 . Superconducting qubits are macroscopic objects and well coupled to probes and environment, Both spin qubits and ion trap qubits are microscopic systems and therefore relatively more protected from external excitations. 
